Skip to content
conftrace_

Mingxuan Yuan

32 papers · 2020–2026 · 7 venues · across top CS/AI venues

Authors are matched by name, so researchers who share a name ("Yang Liu", "Wei Wang") appear as a single profile and their paper counts, venues and achievements are combined. How identity is handled.

Jump to papers ↓
+8 more ↓ πŸ—ΊοΈ Taxonomy Completionist (53) 🌍 Conference Polyglot Β· Silver πŸƒ Academic Marathon Β· Sprint πŸŒ‰ Interdisciplinary Bridge Β· Silver 🐣 Hot Topic Early Bird
πŸ† Grand Slam 🀝 Dynamic Duo (13) πŸ”¬ Deep Specialist (12) 🌈 Renaissance Researcher (6) ⚑ Prolific Year Β· Prolific πŸ’Ž Century Club Β· Bronze πŸ“ˆ Trend Setter πŸ—ƒοΈ Keyword Collector (155)

Papers

Analytical FFN-to-MoE Restructuring via Activation Pattern Analysis ACL 2026 EoH-S: Evolution of Heuristic Set Using LLMs for Automated Heuristic Design AAAI 2026 Unleashing Low-Bit Inference on Ascend NPUs: A Comprehensive Evaluation of HiFloat Formats ACL 2026 Accelerating Large Language Model Reasoning via Speculative Search ICML 2025 A Graph Enhanced Symbolic Discovery Framework For Efficient Logic Optimization ICLR 2025 A Survey of Optimization Modeling Meets LLMs: Progress and Future Directions IJCAI 2025 Boosting Neural Combinatorial Optimization for Large-Scale Vehicle Routing Problems ICLR 2025 Certifying Language Model Robustness with Fuzzed Randomized Smoothing: An Efficient Defense Against Backdoor Attacks ICLR 2025 Circuit Transformer: A Transformer That Preserves Logical Equivalence ICLR 2025 Computing Circuits Optimization via Model-Based Circuit Genetic Evolution ICLR 2025 HyperTree Planning: Enhancing LLM Reasoning via Hierarchical Thinking ICML 2025 KVTuner: Sensitivity-Aware Layer-Wise Mixed-Precision KV Cache Quantization for Efficient and Nearly Lossless LLM Inference ICML 2025 LaMPlace: Learning to Optimize Cross-Stage Metrics in Macro Placement ICLR 2025 LoRE-Merging: Exploring Low-Rank Estimation For Large Language Model Merging EMNLP 2025 Sens-Merging: Sensitivity-Guided Parameter Balancing for Merging Large Language Models ACL 2025 SpaceGNN: Multi-Space Graph Neural Network for Node Anomaly Detection with Extremely Limited Labels ICLR 2025 The Graph’s Apprentice: Teaching an LLM Low-Level Knowledge for Circuit Quality Estimation IJCAI 2025 A Circuit Domain Generalization Framework for Efficient Logic Synthesis in Chip Design ICML 2024 A Hierarchical Adaptive Multi-Task Reinforcement Learning Framework for Multiplier Circuit Design ICML 2024 BetterV: Controlled Verilog Generation with Discriminative Guidance ICML 2024 DPN: Decoupling Partition and Navigation for Neural Solvers of Min-max Vehicle Routing Problems ICML 2024 Evolution of Heuristics: Towards Efficient Automatic Algorithm Design Using Large Language Model ICML 2024 FlexPlanner: Flexible 3D Floorplanning via Deep Reinforcement Learning in Hybrid Action Space with Multi-Modality Representation NeurIPS 2024 PreRoutGNN for Timing Prediction with Order Preserving Partition: Global Circuit Pre-training, Local Delay Learning and Attentional Cell Modeling AAAI 2024 Prompt Learning for Generalized Vehicle Routing IJCAI 2024 Reinforcement Learning within Tree Search for Fast Macro Placement ICML 2024 Towards Next-Generation Logic Synthesis: A Scalable Neural Circuit Generation Framework NeurIPS 2024 UDC: A Unified Neural Divide-and-Conquer Framework for Large-Scale Combinatorial Optimization Problems NeurIPS 2024 Learning Cut Selection for Mixed-Integer Linear Programming via Hierarchical Sequence Model ICLR 2023 ROCO: A General Framework for Evaluating Robustness of Combinatorial Optimization Solvers on Graphs ICLR 2023 A Hierarchical Reinforcement Learning Based Optimization Framework for Large-scale Dynamic Pickup and Delivery Problems NeurIPS 2021 Block Hankel Tensor ARIMA for Multiple Short Time Series Forecasting AAAI 2020